IN THE CLAIMS:

The following listing of claims will replace all prior listings of claims in this application:

Claim 1 (Currently Amended): An adaptive computing engine, comprising: A reconfigurable input/output controller (IOC) coupled via an interconnection network to a plurality of nodes in an adaptive computing engine (ACE), wherein the coupling includes an interconnection network, the reconfigurable IOC comprising:

a programmable interconnection network;

a plurality of nodes, wherein each node included in the plurality of nodes has a fixed and different architecture that corresponds to a particular algorithmic function, and each node is coupled to one or more other nodes in the plurality of nodes via the programmable interconnection network; and

a reconfigurable input/output (I/O) controller coupled to a first node in the plurality of nodes via the programmable interconnection network, the reconfigurable I/O controller including:

at least one input coupled to the <u>programmable</u> interconnection network for receiving a point-to-point transfer instruction <u>from the first node</u>, for a device internal to the ACE; and

at least one output for providing a translated point-to-point transfer instruction to an external device.

Claims 2 - 4 (Canceled)

Claim 5 (Currently Amended): The <u>adaptive computing engine recenfigurable IOC</u> of claim 1, wherein [[a]] <u>the</u> translated point-to-point transfer instruction provides translation of a port number in the adaptive computing engine to the external device.

Claim 6 (Currently Amended): The <u>adaptive computing engine recenfigurable IOC</u> of claim 1, wherein [[a]] <u>the</u> translated point-to-point transfer instruction provides translation of an address [[from]] <u>associated with</u> the adaptive computing engine to <u>an address associated with</u> the external device.

Claim 7 (Currently Amended): The <u>adaptive computing engine</u> recenfigurable IOC of claim 1, <u>wherein the reconfigurable I/O controller</u> further <u>includes</u> comprising Peek/Poke service circuitry.

Claim 8 (Currently Amended): The <u>adaptive computing engine</u> recenfigurable-IOC of claim 1, <u>wherein the reconfigurable I/O controller</u> further <u>includes</u> comprising memory random access circuitry.

Claim 9 (Currently Amended): The <u>adaptive computing engine</u> recenfigurable IOC of claim 1, <u>wherein the reconfigurable I/O controller</u> further <u>includes</u> comprising direct memory access circuitry.

Claim 10 (Currently Amended): The <u>adaptive computing engine</u> recenfigurable IOC of claim 1, <u>wherein the reconfigurable I/O controller</u> further <u>includes</u> comprising real time input circuitry.

Claim 11 (Currently Amended): The <u>adaptive computing engine</u> recenfigurable IOC of claim 1, <u>wherein the reconfigurable I/O controller</u> further <u>includes</u> comprising a status line coupled to the external device for indicating an availability of services.

Claim 12 (Currently Amended): The <u>adaptive computing engine</u> recenfigurable IOC of claim 1, further comprising a physical link adapter coupled to an input of the <u>re</u>configurable [[IOC]] <u>I/O controller</u>.

Claim 13 (Currently Amended): The <u>adaptive computing engine</u> recenfigurable IOC of claim 12, further comprising; <u>wherein the physical link adapter is coupled to</u> coupling circuitry eoupled to the physical link adapter; and a plurality of different physical connectors coupled to the coupling circuitry.

Claim 14 (Currently Amended): The <u>adaptive computing engine</u> recenfigurable IOC of claim 13, further comprising: <u>wherein the physical link adapter includes</u> a reconfigurable finite-state machine for controlling <u>configured to control</u> the coupling circuitry to selectively connect a signal from a physical connector. Claim 15 (Currently Amended): The <u>adaptive computing engine</u> reconfigurable IOC of claim 1, wherein the <u>programmable</u> interconnection network enables communication among [[a]] <u>the</u> plurality of nodes and interfaces to reconfigure the ACE <u>adaptive</u> <u>computing engine</u> for a variety of tasks.

Claim 16 (Currently Amended): The <u>adaptive computing engine</u> recenfigurable IOC of claim 1, wherein the IOC reconfigurable I/O controller runs at <u>a clock rate associated</u> with the <u>programmable</u> interconnection network eleck-rate.

Claim 17 (Currently Amended): The <u>adaptive computing engine</u> recenfigurable IOC of claim 1, wherein the external devices include at least one ACE <u>adaptive computing</u> engine, and at least one system on a chip (SOC).

Claim 18 (Currently Amended): The <u>adaptive computing engine</u> recenfigurable IOC of claim 17, wherein the IOC reconfigurable I/O controller further includes status lines <u>coupled</u> to the SOC, the SOC being responsive to the status lines to prioritize multiple external devices.

Claim 19 (Cancelled)

Claim 20 (Currently Amended): The <u>adaptive computing engine</u> recenfigurable IOC of claim 1, wherein the external device includes at least one of a host computer and a central processing unit.

Claim 21 (Currently Amended): The <u>adaptive computing engine</u> recenfigurable IOC of claim 17, wherein the SOC includes <u>at least one of</u> a device chosen from the group comprising an ACE, a storage system, a network access system, [[and]] <u>or</u> a digital signal processor (DSP).